

SM803/SM803A SM805/SM805A

CMOS 8-Bit Single Chip Microcomputers

■ Description


The SM803/A, SM805/A are CMOS 8-bit single chip microcomputers which have 4K bytes and 8K bytes of ROM respectively.

The devices offer faster execution; more efficient use of memory, more sophisticated interrupt, input/output and bit-manipulation capabilities, and easier system expansion.

Under program control, the devices can be tailored to the user's needs. It can be configured as a stand-alone microcomputer with 4K bytes for the SM803/A or 8K bytes for the SM805/A of internal ROM, a traditional microprocessor that manages up to 120 bytes for the SM803/A or 112 bytes for the SM805/A of external memory, or a parallel processing device in a system with other processors and peripheral controllers linked by the BUS. In all configurations, a large number of pins remain available for I/O.



■ Pin Connections

SM803/SM803A
SM805/SM805A



SM803M/SM803AM
SM805M/SM805AM

SM803U/SM803AU
SM805U/SM803AU




Features


1. Complete single-chip microcomputer with internal ROM, RAM and I/O
 RAM capacity: 124 bytes (SM803/A)
 : 236 bytes (SM805/A)
 ROM capacity: 4K bytes (SM803/A)
 : 8K bytes (SM805/A)
 I/O ports: 32
2. On-chip two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler
3. Full-duplex UART
4. 144 byte register file (SM803/A)
 256 byte register file (SM805/A)
5. Register pointer so that short, fast instructions can access any working register groups
6. Vectored, priority interrupts for I/O, counter/timers, and UART
7. Up to 60K bytes for the SM803/A or 56K bytes for the SM805/A addressable external space each for program and data memory
8. On-chip oscillator
9. Maximum clock frequency
 8MHz (internal 4MHz): SM803/SM805
 8MHz (internal 6MHz): SM803A/SM805A

10. High speed instruction execution (8MHz/12MHz)
 Working register execution time: 1.5 μs/1.0 μs
 Average instruction execution time: 2.2 μs/1.5 μs
 Maximum instruction execution time: 5.0 μs/3.3 μs
11. Single +5V power supply
12. 40-pin DIP (DIP40-P-600):
 SM803/A, SM805/A
 44-pin QFP (QFP44-P-1414)
 SM803M/AM, SM805M/AM
 44-pin QFJ (QFJ44-P-S650):
 SM803U/AU, SM805U/AU

Ordering Information



Block Diagram



Note: Pin numbers apply to 40-pin DIP.

■ Pin Description

Pin	Meaning	I/O	Function
P0 ₀ –P0 ₇	Port 0	I/O	8-bit I/O port, programmable for I/O.
P1 ₀ –P1 ₇	Port 1	I/O	Programmable for I/O in bytes.
P2 ₀ –P2 ₇	Port 2	I/O	Programmable for I/O in bits.
P3 ₀ –P3 ₇	Port 3	I/O	P3 ₀ -P3 ₃ for input, P3 ₄ -P3 ₇ for output.
AS	Address Strobe	O	Active "Low", activated for external address memory transfer.
DS	Data Strobe	O	Active "Low", activated for external data memory transfer.
R/W	Read/Write	O	Read at "High", Write at "Low".
RESET	Reset	I	Active "Low". Initializes.
XTAL1	Clock 1	I	Clock terminal pin.
XTAL2	Clock 2	O	Clock terminal pin.

■ Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Note
Input voltage	V _{IN}	-0.3 to V _{CC}	V	1
Output voltage	V _{OUT}	-0.3 to V _{CC}	V	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-65 to +150	°C	



Note: The maximum applicable voltage on any pin with respect to GND.

■ DC Characteristics

(V_{CC}=5V±10%, T_a=0 to +70°C)

Parameter	Symbol	Condition	8MHz		12MHz		Unit	Note
			MIN.	MAX.	MIN.	MAX.		
Clock input high voltage	V _{CH}	Driven by external clock oscillator	3.8	V _{CC}	3.8	V _{CC}	V	
Clock input low voltage	V _{CL}	Driven by external clock oscillator	-0.3	0.8	-0.3	0.8	V	
Input high voltage (handshaking)	V _{IH}		2.0 (2.2)	V _{CC}	2.0 (2.2)	V _{CC}	V	1
Input low voltage (handshaking)	V _{IL}		-0.3	0.8 (0.5)	-0.3	0.8 (0.5)	V	
Reset input high voltage	V _{RH}		3.8	V _{CC}	3.8	V _{CC}	V	
Reset input low voltage	V _{RL}		-0.3	0.8	-0.3	0.8	V	
Output high voltage	V _{OH}	I _{OH} = -250 μA	2.4		2.4		V	
Output low voltage	V _{OL}	I _{OL} = +2.0mA		0.4		0.4	V	
Input leakage current	I _{IL}	0V ≤ V _{IN} ≤ +5.5V	-10	10	-10	10	μA	
Output leakage current	I _{OL}	0V ≤ V _{IN} ≤ +5.5V	-10	10	-10	10	μA	
Reset input current	I _{IR}	V _{CC} = 5.5V, V _{RL} = 0V					μA	
Supply current	I _{CC}						mA	
Standby current	I _{CC1}	HALT instruction		7		10	mA	
	I _{CC2}	STOP instruction		200		200	μA	


Note1: For the SM805/A, the minimum value should be 2.2V as well as when handshaking.



External I/O or Memory Read/Write (Note 1) ($V_{CC}=5V \pm 10\%$, $T_a=0$ to $+70^\circ\text{C}$)

Parameter	Symbol	8MHz		12MHz		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Address valid to $\overline{\text{AS}} \uparrow$ delay	TdA (AS)	50		35		ns	2, 3
$\overline{\text{AS}} \uparrow$ to input data required valid delay	TdAS (DR)		360		220	ns	2, 3, 4
$\overline{\text{AS}} \uparrow$ low width	TwAS	80		55		ns	2, 3
$\overline{\text{DS}}$ low width	Read	TwDSR	250	185		ns	2, 3, 4
	Write	TwDSW	160	110		ns	2, 3, 4
$\overline{\text{DS}} \downarrow$ to input data required valid	TdDSR (DR)		200		130	ns	2, 3, 4
Input data hold time	ThDSR (DS)	0		0		ns	2
$\overline{\text{DS}} \uparrow$ to address active delay	TdDS (A)	70		45		ns	2, 3
$\overline{\text{DS}} \uparrow$ to $\overline{\text{AS}} \downarrow$ delay	TdDS (AS)	70		55		ns	2, 3
Read valid to $\overline{\text{AS}} \uparrow$ delay	TdR/W (AS)	50		30		ns	2, 3
$\overline{\text{DS}} \uparrow$ to read not valid	TdDS (R/W)	60		35		ns	2, 3
Output data valid to $\overline{\text{DS}} \downarrow$ delay	TdDW (DSW)	50		35		ns	2, 3
$\overline{\text{DS}} \uparrow$ to output data not valid delay	TdDS (DW)	70		45		ns	2, 3
Write valid to $\overline{\text{AS}} \uparrow$ delay	TdA (DR)		410		255	ns	2, 3, 4
$\overline{\text{DS}}$ to write not valid delay	TdAS (DS)	80		55		ns	2, 3

- Note 1: All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".
- Note 2: Test load 1
- Note 3: The timing is defined at the minimum cycle of TpC.
- Note 4: Apply double cycle of input clock TpC for the expansion memory timing.




Input Clock, Timer Input, Interrupt Request Input

($V_{CC} = 5V \pm 10\%$, $t_o = 0$ to $+70^\circ C$)

Parameter	Symbol	8MHz		12MHz		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Input clock cycle	T_{pC}	125	1000	83	1000	ns	1
Input clock rise, fall time	TrC, TfC		25		15	ns	1
Input clock width	T_{wC}	37		26		ns	1
Timer input low width	T_{wTinL}	100		70		ns	2
Timer input high width	T_{wTinH}	$3T_{pC}$		$3T_{pC}$		ns	2
Timer input cycle	T_{pTin}	$8T_{pC}$		$8T_{pC}$		ns	2
Timer input rise, fall time	$TrTin, TfTin$		100		100	ns	2
Interrupt request input low time	T_{wIL}	100		70		ns	2, 3
		$3T_{pC}$		$3T_{pC}$		ns	2, 4
Interrupt request input high time	T_{wIH}	$3T_{pC}$		$3T_{pC}$		ns	2, 3

- Note 1: The clock timing references use 3.8V for a logic "1" and 0.8V for logic "0".
- Note 2: The timing references use 2.0V (2.2V for SM805/A) for a logic "1" and 0.8V for a logic "0".
- Note 3: Interrupt request from port 3 (P3₁-P3₃).
- Note 4: Interrupt request from port 3 (P3₀).




Handshake Timing (Note 1)


($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^\circ C$)

Parameter	Symbol	8MHz		12MHz		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Data input setup time	$T_{sDI} (DAV)$	0		0		ns	
Data input hold time	$T_{hDI} (DAV)$	230		160		ns	
Data valid signal input width	T_{wDAV}	175		120		ns	
$\overline{DAV} \downarrow$ input to $RDY \downarrow$ delay time	$T_{dDAVIf} (RDY)$		175		120	ns	2, 3
$\overline{DAV} \downarrow$ output to $RDY \downarrow$ delay time	$T_{dDAVOf} (RDY)$	0		0		ns	2, 4
$\overline{DAV} \uparrow$ input to $RDY \uparrow$ delay time	$T_{dDAVIr} (RDY)$		175		120	ns	2, 3, 5
$\overline{DAV} \uparrow$ output to $RDY \uparrow$ delay time	$T_{dDAVOr} (RDY)$	0		0		ns	2, 4
Data output to $\overline{DAV} \downarrow$ delay time	$T_{dDO} (DAV)$	50		30		ns	2
$RDY \downarrow$ input to $\overline{DAV} \uparrow$ delay time	$T_{dRDY} (DAV)$	0	200	0	140	ns	2

- Note 1: All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
- Note 2: Test load 1.
- Note 3: Input handshake
- Note 4: Output handshake
- Note 5: When read out from the port before $\overline{DAV} \uparrow$ input.



Input handshake



Output handshake

■ Architecture

(1) Address Spaces

(i) Program Memory The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas : one internal and the other external (Fig. 2). The first 2048 bytes consist of on-chip mask-programmed ROM. At addresses 2048 and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

(ii) Data Memory The Z8 can address 62K bytes of external data memory beginning at location 2048 (Fig. 3). External data memory may be include with or separated from the external program memory space. \overline{DM} , an optical I/O function that can be programmed to appear on pin P3₁, is used to distinguish between data and program memory space.

(iii) Register File The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Fig. 4.

Z8 instructions can access registers directly or indirectly with an 8-bit address field. The Z8 also allows short 4-bit register addressing using the

Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations. The Register Pointer addresses the starting location of the active working-register group.

The 4-bit address specifies the nth (0 to 15) address from the starting location (see Fig. 5).

* The addresses $0EO_{11}$ - $0EF_{11}$ of SM805 register file can not be directly accessed due to the essential function of the register pointer. Either of the following two methods is available for accessing those 16 registers.

- 1) Working register addressing
SRP # $0EO_{11}$ (set the RP to $0EO_{11}$)
- 2) Register indirect addressing
ex.) LD 70H, # $0EO_{11}$
LD 40H, @70H (read)
LD @70H, 40H (write)

(iv) Stacks Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 (8192 for SM805/A) and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 (236 for SM805/A) general-purpose registers.

Either an internal stack or an external stack may be selected with ports 0, 1 and the bit D_2 of mode register (248). The internal stack is specified with the device to be reset.




Fig. 2 Program memory map




Fig. 3 Data memory map

LOCATION	IDENTIFIERS
255	STACK POINTER (BITS 7-0) SPL
254	STACK POINTER (BITS 15-8) SPH
253	REGISTER POINTER RP
252	PROGRAM CONTROL FLAGS FLAGS
251	INTERRUPT MASK REGISTER IMR
250	INTERRUPT REQUEST REGISTER IRQ
249	INTERRUPT PRIORITY REGISTER IPR
248	PORTS 0-1 MODE P01M
247	PORT 3 MODE P3M
246	PORT 2 MODE P2M
245	TO PRESCALER PRE0
244	TIMER/COUNTER 0 T0
243	T 1 PRESCALER PRE1
242	TIMER/COUNTER 1 T1
241	TIMER MODE TMR
240	SERIAL I/O SIO
239	NOT IMPLEMENTED FOR SM803/A
127	GENERAL-PURPOSE REGISTER
4	
3	PORT 3 P3
2	PORT 2 P2
1	PORT 1 P1
0	PORT 0 P0

Fig. 4 The register file




Fig. 5 The register pointer



(2) I/O ports

The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

(i) Port 1 can be programmed as a byte I/O port or an address/data port for interfacing external memory.

Memory locations greater than 4095 (8191 for SM805/A) are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 257 external locations are required, Port 0 must output the additional lines.

(ii) Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory.

For external memory references, Port 0 can provide address bits A_8A_{11} (lower nibble) or A_8-A_{15} (lower and upper nibble) depending on the required address space.

(iii) Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

(iv) Port 3 lines can be configured as I/O or control lines. In either cases, the direction of the eight lines is fixed as four input ($P_{3_0}-P_{3_3}$) and four output ($P_{3_4}-P_{3_7}$). For serial I/O, lines P_{3_0} and P_{3_7} are programmed as serial in and serial out respectively

- handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY)
- four external interrupt request signals (IRQ_0-IRQ_3)
- timer input and output signals (T_{IN} and T_{OUT})
- Data Memory Select (\overline{DM}).

(3) Serial Input/Output

Port 3 lines P_{3_0} and P_{3_7} can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K-bits/second.

The device automatically adds a start bit and two stop bits to transmitted data (Fig. 6). Odd parity is also available as an option.

(4) Counter/Timer

The device contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

(5) Interrupts

The device allows six different interrupts from eight sources: the four Port 3 lines $P_{3_0}-P_{3_3}$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized.

All device interrupts are vectored. Polled interrupt systems are also supported.




Fig. 6 Serial data formats

■ **Instruction Set Notation**

(1) **Addressing modes**

The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

- IRR Indirect register pair or indirect working-register pair address
- Irr Indirect working-register pair only
- X Indexed address
- DA Direct address
- RA Relative address
- IM Immediate
- R Register or working-register address
- r Working-register address only
- IR Indirect-register or indirect working-register address
- Ir Indirect working-register address only
- RR Register pair or working register pair address

(2) **Symbols**

The following symbols are used in describing the instruction set.

- dst Destination location or contents
- src Source location or contents
- cc Condition code (see list)
- @ Indirect address prefix
- SP Stack pointer (control registers 254-255)
- PC Program counter

- FLAGS Flag register (control register 252)
- RP Register pointer (control register 253)
- IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

$$dst \leftarrow dst + src$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr (n)" is used to refer to bit "n" of a given location. For example, dst (7) refers to bit 7 of the destination operand.

(3) **Flags**

Control Register R252 contains the following six flags :

- C Carry flag
- Z Zero flag
- S Sign flag
- V Overflow flag
- D Decimal-adjust flag
- H Half-carry flag

Affected flags are indicated by :

- 0 Cleared to zero
- 1 Set to one
- * Set or cleared according to operation
- Unaffected
- × Undefined

(4) **Condition codes**

See Table 1.




Table 1 Condition codes

Value	Mnemonic	Meaning	Flags set
1000		Always true
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true

(5) Opcode map







		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0	6.5 DEC R ₁	6.5 DEC IR ₁	6.5 ADD r ₁ , r ₂	6.5 ADD r ₁ , Ir ₂	10.5 ADD R ₂ , R ₁	10.5 ADD IR ₂ , R ₁	10.5 ADD R ₁ , IM	10.5 ADD IR ₁ , IM	6.5 LD r ₁ , R ₂	6.5 LD r ₂ , R ₁	12/10.5 DJNZ r ₁ , RA	12/10.0 JR cc, RA	6.5 LD r ₁ , IM	12/10.0 JP cc, DA	6.5 INC r ₁	
	1	6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r ₁ , r ₂	6.5 ADC r ₁ , Ir ₂	10.5 ADC R ₂ , R ₁	10.5 ADC IR ₂ , R ₁	10.5 ADC R ₁ , IM	10.5 ADC IR ₁ , IM								
	2	6.5 INC R ₁	6.5 INC IR ₁	6.5 SUB r ₁ , r ₂	6.5 SUB r ₁ , Ir ₂	10.5 SUB R ₂ , R ₁	10.5 SUB IR ₂ , R ₁	10.5 SUB R ₁ , IM	10.5 SUB IR ₁ , IM								
	3	8.0 JP IRR ₁	6.1 SRP IM	6.5 SBC r ₁ , r ₂	6.5 SBC r ₁ , Ir ₂	10.5 SBC R ₂ , R ₁	10.5 SBC IR ₂ , R ₁	10.5 SBC R ₁ , IM	10.5 SBC IR ₁ , IM								
	4	8.5 DA R ₁	8.5 DA IR ₁	6.5 OR r ₁ , r ₂	6.5 OR r ₁ , Ir ₂	10.5 OR R ₂ , R ₁	10.5 OR IR ₂ , R ₁	10.5 OR R ₁ , IM	10.5 OR IR ₁ , IM								
	5	10.5 POP R ₁	10.5 POP IR ₁	6.5 AND r ₁ , r ₂	6.5 AND r ₁ , Ir ₂	10.5 AND R ₂ , R ₁	10.5 AND IR ₂ , R ₁	10.5 AND R ₁ , IM	10.5 AND IR ₁ , IM								
	6	6.5 COM R ₁	6.5 COM IR ₁	6.5 TCM r ₁ , r ₂	6.5 TCM r ₁ , Ir ₂	10.5 TCM R ₂ , R ₁	10.5 TCM IR ₂ , R ₁	10.5 TCM R ₁ , IM	10.5 TCM IR ₁ , IM								
	7	10/12.1 PUSH R ₁	12/14.1 PUSH IR ₁	6.5 TM r ₁ , r ₂	6.5 TM r ₁ , Ir ₂	10.5 TM R ₂ , R ₁	10.5 TM IR ₂ , R ₁	10.5 TM R ₁ , IM	10.5 TM IR ₁ , IM								
	8	10.5 DECW RR ₁	10.5 DECW IR ₁	12.0 LDE r ₁ , Ir ₂	18.0 LDEI Ir ₁ , Ir ₂												
	9	6.5 RL R ₁	6.5 RL IR ₁	12.0 LDE r ₁ , Ir ₂	18.0 LDEI Ir ₂ , Ir ₁												
	A	10.5 INCW RR ₁	10.5 INCW IR ₁	6.5 CP r ₁ , r ₂	6.5 CP r ₁ , Ir ₂	10.5 CP R ₂ , R ₁	10.5 CP IR ₂ , R ₁	10.5 CP R ₁ , IM	10.5 CP IR ₁ , IM								
	B	6.5 CLR R ₁	6.5 CLR IR ₁	6.5 XOR r ₁ , r ₂	6.5 XOR r ₁ , Ir ₂	10.5 XOR R ₂ , R ₁	10.5 XOR IR ₂ , R ₁	10.5 XOR R ₁ , IM	10.5 XOR IR ₁ , IM								
	C	6.5 RRC R ₁	6.5 RRC IR ₁	12.0 LDC r ₁ , Ir ₂	18.0 LDCI Ir ₁ , Ir ₂												
	D	6.5 SRA R ₁	6.5 SRA IR ₁	12.0 LDC r ₁ , Ir ₂	18.0 LDCI Ir ₂ , Ir ₁	20.0 CALL* IRR ₁		20.0 CALL DA	10.5 LD r ₁ , R ₁								
	E	6.5 RR R ₁	6.5 RR IR ₁		6.5 LD r ₁ , Ir ₂	10.5 LD R ₂ , R ₁	10.5 LD IR ₂ , R ₁	10.5 LD R ₁ , IM	10.5 LD IR ₁ , IM								
	F	8.5 SWAP R ₁	8.5 SWAP IR ₁		6.5 LD Ir ₁ , r ₂		10.5 LD R ₂ , IR ₁										



Legend:
 R = 8-Bit Address
 r = 4-Bit Address
 R₁ or r₁ = Dst Address
 R₂ or r₂ = Src Address
 Sequence:
 Opcode, First Operand, Second Operand
 Note: The blank areas are not defined.

(6) Instruction Summary

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
ADC dst,src dst←dst+src+C	(Note 1)		1□	*	*	*	*	0	*
ADD dst,src dst←dst+src	(Note 1)		0□	*	*	*	*	0	*
AND dst,src dst←dst AND src	(Note 1)		5□	-	*	*	0	-	-
CALL dst SP←SP-2 @SP←PC;PC←dst	DA IRR		D6 D4	-	-	-	-	-	-
CCF C←NOT C			E F	*	-	-	-	-	-
CLR dst dst←0	R IR		B0 B1	-	-	-	-	-	-
COM dst dst←NOT dst	R IR		60 61	-	*	*	0	-	-
CP dst,src dst←src	(Note 1)		A□	*	*	*	*	-	-
DA dst dst←DA dst	R IR		40 41	*	*	*	X	-	-
DEC dst dst←dst-1	R IR		00 01	-	*	*	*	-	-
DECW dst dst←dst-1	RR IR		80 81	-	*	*	*	-	-
DI IMR(7)←0			8 F	-	-	-	-	-	-
DJNZ r,dst r←r-1 if r=0 PC←PC+dst Range: +127, -128	RA		rA r=0-F	-	-	-	-	-	-
EI IMR(7)←1			9 F	-	-	-	-	-	-
HALF			FF 7F	-	-	-	-	-	-
INC dst dst←dst+1	r R IR		rE r=0-F 20 21	-	*	*	*	-	-
INCW dst dst←dst+1	RR IR		A0 A1	-	*	*	*	-	-
IRET FLAGS←@SP; SP←SP+1 PC←@SP;SP←SP+2;IMR(7)←1			B F	*	*	*	*	*	*
JP cc,dst if cc is true PC←dst	DA IRR		cD c=0-F 30	-	-	-	-	-	-
JR cc,dst if cc is true, PC←PC+dst Range: +127, -128	RA		cB c=0-F	-	-	-	-	-	-
LD dst,src dst←src	r IM r R R r		rC r8 r9 r=0-F C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	-	-	-	-
LDC dst,src dst←src	r Irr Irr r		C2 D2	-	-	-	-	-	-
LDCI dst,src dst←src r←r+1;rr←rr+1	Irr Irr Irr Ir		C3 D3	-	-	-	-	-	-
LDE dst,src dst←src	r Irr Irr r		82 92	-	-	-	-	-	-

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
LDEI dst,src dst←src r←r+1;rr←rr+1	Ir Irr Ir	Irr	83 93	-	-	-	-	-	-
NOP			FF	-	-	-	-	-	-
OR dst,src dst←dst OR src	(Note 1)		4□	-	*	*	0	-	-
POP dst dst←@SP SP←SP+1	R IR		50 51	-	-	-	-	-	-
PUSH src SP←SP-1;@SP←src		R IR	70 71	-	-	-	-	-	-
RCF C←0			C F	0	-	-	-	-	-
RET PC @SP;SP←SP+2			A F	-	-	-	-	-	-
RL dst 	R IR		90 91	*	*	*	*	-	-
RLC dst 	R IR		10 11	*	*	*	*	-	-
RR dst 	R IR		E0 E1	*	*	*	*	-	-
RRC dst 	R IR		C0 C1	*	*	*	*	-	-
SBC dst,src dst←dst-src-C	(Note 1)		3□	*	*	*	*	1	*
SCF C←1			D F	1	-	-	-	-	-
SRA dst 	R IR		D0 D1	*	*	*	0	-	-
SRP src RP←src		IM	31	-	-	-	-	-	-
STOP			FF 6F	-	-	-	-	-	-
SUB dst,src dst←dst-src	(Note 1)		2□	*	*	*	*	1	*
SWAP dst 	R IR		F0 F1	X	*	*	X	-	-
TGM dst,src (NOT dst) AND src	(Note 1)		6□	-	*	*	0	-	-
TM dst,src dst AND src	(Note 1)		7□	-	*	*	0	-	-
XOR dst,src dst←dst XOR src	(Note 1)		B□	-	*	*	0	-	-

Note 1 These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, to determine the opcode of an ADC instruction use the addressing modes r (destination) and Ir (source). The result is 13

Addr Mode		Lower Opcode Nibble
dst	src	
r	r	2
r	Ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7



■ Register

R240 (SIO)
Serial I/O Register
(F0H : Read/Write)




SERIAL DATA (D₀ = LSB)

R244 (T0)
Counter/Timer 0 Register
(F4H : Read/Write)



T₀ INITIAL VALUE
(WHEN WRITTEN)
(RANGE : 1-256 DECIMAL
01-00 HEX)
T₀ CURRENT VALUE
(WHEN READ)

R241 (TMR)
Timer Mode Register
(F1H : Read/Write)



T_{OUT} MODES
NOT USED = 00
T₀ OUT = 01
T₁ OUT = 10
INTERNAL CLOCK OUT = 11

T_{IN} MODES
EXTERNAL = 00
CLOCK INPUT
GATE INPUT = 01
TRIGGER INPUT = 10
(NON-RETRIGGERABLE)
TRIGGER INPUT = 11
(RETRIGGERABLE)


0 = NO FUNCTION
1 = LOAD T₀

0 = DISABLE T₀ COUNT
1 = ENABLE T₀ COUNT

0 = NO FUNCTION
1 = LOAD T₁

0 = DISABLE T₁ COUNT
1 = ENABLE T₁ COUNT

R245 (PRE0)
Prescaler 0 Register
(F5H : Write Only)




COUNT MODE
0 = T₀ SINGLE PASS
1 = T₀ MODULO-N

RESERVED


PRESCALER MODULO
(RANGE : 1-64 DECIMAL
01-00 HEX)

R242 (T1)
Counter Timer 1 Register
(F2H : Read/Write)




T₁ INITIAL VALUE
(WHEN WRITTEN)
(RANGE 1-256 DECIMAL 01-00 HEX)
T₁ CURRENT VALUE
(WHEN READ)

R246 (P2M)
Port 2 Mode Register
(F6H : Write Only)



P₂₀-P₂₇ I/O DEFINITION
0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R243 (PRE1)
Prescaler 1 Register
(F3H : Write Only)



COUNT MODE
0 = T₁ SINGLE-PASS
1 = T₁ MODULO-N

CLOCK SOURCE
1 = T₁ INTERNAL
0 = T₁ EXTERNAL TIMING INPUT
(T_{IN}) MODE

PRESCALER MODULO
(RANGE : 1-64 DECIMAL
01-00 HEX)

R247 (P3M)
Port 3 Mode Register
(F7H : Write Only)



0 PORT 2 PULL-UPS OPEN DRAIN
1 PORT 2 PULL-UPS ACTIVE

RESERVED

0 P₃₂ = INPUT P₃₅ = OUTPUT
1 P₃₂ = DAV0/RDY0 P₃₅ = RDY0 DAV0


00 P₃₃ = INPUT P₃₄ = OUTPUT
01 P₃₃ = INPUT P₃₄ = DM
10 P₃₃ = DAV1/RDY1 P₃₄ = RDY1/DAV1

0 P₃₁ = INPUT (T_{IN}) P₃₆ = OUTPUT (T_{OUT})
1 P₃₁ = DAV2/RDY2 P₃₆ = RDY2/DAV2


0 P₃₀ = INPUT P₃₇ = OUTPUT
1 P₃₀ = SERIAL IN P₃₇ = SERIAL OUT

0 PARITY OFF
1 PARITY ON


R248 (P01M)
Port 0 and 1 Mode Register
(F8H : Write Only)




R252 (FLAGS)
Flag Register
(FCH : Read/Write)




R249 (IPR)
Interrupt Priority Register
(F9H : Write Only)




R253 (RP)
Register Pointer
(FDH : Read/Write)




R250 (IRQ)
Interrupt Request Register
(FAH : Read/Write)



R254 (SPH)
Stack Pointer
(FEH : Read/Write)



R251 (IMR)
Interrupt Mask Register
(FBH : Read/Write)



R255 (SPL)
Stack Pointer
(FFH : Read/Write)

